Register

decoder

7,797 views
1 1 vote
 

The following switching functions are to be implemented using a decoder

  1. f1 = ∑m (1, 2, 4, 8, 10, 14)
  2. f2 = ∑m (2, 5, 9, 15)
  3. f3 = ∑m (2, 4, 5, 6, 7)
The minimum configuration of decoder is
A. 2 to 4 line
B. 3 to 8 line
C. 4 to 16 line
D. 5 to 32 line

1 Answer

Voting & Accepting an answer helps improve the community
← Previous · Practice bookNext → · I want prev year gat...
← Previous in category · frquencyNext in category → · Gray Code
Position:
Show:

Related questions

4 4 votes
1 1 answer
290
290 views
GO Classes asked Feb 20
290 views
GO Classes DPP | DIGITAL LOGIC |DECODER
Consider a $4$-to-$16$ line decoder with active-low outputs. To implement a logic function that is the NAND of inputs $X_1, X_2, X_3, X_4$, which of the following is requ...
5 5 votes
1 1 answer
253
253 views
GO Classes asked Feb 14
253 views
GO Classes DPP | DIGITAL LOGIC |DECODER
Consider a logic circuit consisting of two $\mathbf{2}$-to-$\mathbf{4}$ decoders and one $\mathbf{2}$-input OR gate.The first decoder $\left(D_1\right)$ has select lines ...
0 0 votes
3 3 answers
335
335 views
GO Classes asked Jul 3, 2025
335 views
GO CLASSES DPP | Digital logics | Decoder | LSU
A $3 \times 8$ decoder is enabled and takes inputs a (MSB), b, and c (LSB). Which of the following Boolean expressions represents the output of the OR gate? $a b^{\prime}...
3 3 votes
2 2 answers
551
551 views
GO Classes asked Jun 6, 2025
551 views
GO Classes DPP | Digital Logic | Decoder | Philadelphia University
The circuit shown here is most likely a ______ .AdderMultiplexerDemultiplexerParity generator